(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
1 April 2004 (01.04.2004)

PCT

(10) International Publication Number
WO 2004/027962 A2

(51) International Patent Classification[7]: H02M

(21) International Application Number: PCT/IB2003/003909

(22) International Filing Date: 5 September 2003 (05.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02078903.8 20 September 2002 (20.09.2002) EP

(71) Applicant *(for all designated States except US)*: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: STRIJKER, Joan, W. [NL/NL]; c/o Prof . Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: MAK, Theodorus, N.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,

[Continued on next page]

(54) Title: ADAPTIVE LEADING EDGE BLANKING CIRCUIT



(57) Abstract: The invention provides adaptive leading edge blanking circuits in which the leading edge blanking time is reduced at low to very low power levels of an SMPS, but is substantially constant at medium to high power levels. In a first embodiment of the invention, adapted leading edge blanking time is provided by modifying a conventional leading edge blanking timer in which a fixed voltage reference source is replaced with a variable voltage reference source, the variable voltage reference being dependent upon power requirements on a secondary side of the SMPS.

WO 2004/027962 A2